  Enabling designers to achieve new levels of integration and innovation, Altera introduced the latest addition to its Stratix FPGA line, with the industrys first 40-nm FPGAs and HardCopy® ASICs. The Stratix® IV FPGAs and HardCopy IV ASICs, both with transceivers options, provide unprecedented densities, performance and low-power leadership. The Stratix IV family has up to 680K logic elements (LEs), 2X bigger than Alteras Stratix III family, currently one of the largest FPGAs on the market with 2.5 billion transistors! The HardCopy IV ASIC family offers equivalent densities as the Stratix IV devices and features up to 13.3 million gates. Altera 40-nm devices meet the diverse high-end application needs in a large number of markets such as wireless and wireline communications, military, broadcast and ASIC prototyping.
With the increasing demand for services such as video over Internet, high-speed wireless data and digital TV, designers need to deliver solutions that provide higher data rates, higher interface bandwidths, and increased data processing all in a power-efficient manner. To address these design challenges, Altera is leveraging its innovations in transceivers, memory interfaces, low-power technology and FPGA core architecture to offer new capabilities with its 40-nm devices.
Manufactured on TSMCs 40-nm process, the Stratix IV FPGA family is comprised of two variants, an enhanced variant rich with memory and digital signal processing (DSP) resources (Stratix IV E FPGAs) and an enhanced variant with transceivers (Stratix IV GX FPGAs). Stratix IV GX FPGAs offer up to 48 transceivers operating at up to 8.5 Gbps, which provides designers with the industrys highest available bandwidth, more than twice the bandwidth of any other FPGA. Stratix IV GX FPGAs also feature hard intellectual property (IP) support for PCI Express (PCIe) Gen 1 and 2 and also supports a wide range of protocols including, Serial RapidIO®, XAUI (including DDR XAUI), CPRI (including 6G CPRI), CEI 6G, Interlaken and Ethernet.
To address the low-power demands of customers, the Stratix IV family members feature Altera's patented Programmable Power Technology. This power-saving technology optimizes logic, DSP and memory blocks to maximize performance where needed while delivering the lowest power elsewhere in the design.
For the first time, Altera offers a transceiver-based ASIC option with the new HardCopy IV ASIC family. Using the Stratix FPGAs in design delivers the benefits of FPGA hardware and software co-design and co-verification—saving months in time to market—and the use of HardCopy ASICs delivers the benefits of ASICs in production.
Availability
Nuvation is starting Stratix IV designs for OEMs now, using Quartus II v.8.0. Engineering samples of the first member of the Stratix IV device family will be available in the fourth quarter of 2008. Tapeouts for HardCopy IV ASICs will start in the third quarter of 2009. For more information about Stratix IV devices, visit www.altera.com/stratix4. For information on HardCopy IV ASIC devices, visit www.altera.com/hardcopy4.
For more information on integrating Altera Stratix IV FPGAs into your design applications, contact Nuvation at sales@nuvation.com.
 Ask Nuvation a Technical Question
Get a Quick Online Quote
|
