Mil-Aero, DOD/DOE, and Homeland Security design projects are confidential. The projects we take on are non-classified but are often incorporated into top-secret system designs. Types of past projects include ruggedized systems, head-up displays, video flight simulators, secure communications, encryption, laser and optics, discrete power supply designs, SAS/SAR, microwave, GPS, analog sensors, data acquisition systems, digital signal processing systems, signal recon, high-speed image acquisition, surveillance systems, precision test and control systems, LCD displays, handhelds, electronic warfare guidance systems, aircraft guidance systems, and motor control.
Nuvation supports both ITAR and CGP Compliance
- Areas of Expertise:
- High-speed imaging and video
- Secure communications, point-to-point or multipoint
- Head-up displays
- Ruggedized systems
- Guidance systems
- Wireless communications, GPS, microwave, custom RF
- Large FPGA and DSP arrays
- Precision analog
- Electro-Optical controllers
- Terrestrial and Space-based systems
- Custom power supply designs, AC-DC and DC-DC
- VME, CPCI, ATCA, other COTS designs
Project Examples
 |
Signal Recon Hardware |
|
|
|
 |
| · |
3 large FPGAs in VME form factor |
| · |
High thermal efficiency design for high ambient temps |
| · |
155MHz low jitter clock generation and distributions |
| · |
Nios processors for BIST at circuit speeds to 10GHz |
| · |
26-layer design, 15,000+ nets, 0 cuts & jumps |
|
|
|
|
|
|
|
|
|
|
| · |
Designed several subsystems for LIDAR application |
| · |
DSP algorithm development |
| · |
Low-jitter clock generator operating at 104MHz with 9 femtoseconds of peak-to-peak jitter |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| · |
For armored vehicle application |
| · |
Video display terminal withstands impact from 100 lb steel ball test and water jets |
| · |
Cost reduction of over $800k |
| · |
266 MHz Intel Pentium MMX with LCD touchscreen and backlight |
|
|
|
|
|
|
|
|
|
|
| · |
6 large FPGAs in VME form factor |
| · |
Circuit speeds to 3.125GHz |
| · |
25W low-power design |
| · |
BIST at circuit speed to test FPGA I/O and 36 SDRAM buses |
| · |
Design completed in less than 5 months, with 0 cuts & jumps |
|
|
|
|
