Nuvation is a major FPGA design center with advanced capabilities in Actel, Altera, Lattice, QuickLogic, and Xilinx devices. We have design tools for all major platform technologies as well as advanced tools such as Synplify Pro, ModelSim, Active-HDL, MATLAB/Simulink, System Generator, ChipScopePro, DSP Builder, and SOPC Builder. Besides advanced capabilities referenced below, Nuvation is quite capable of writing simple state machines and glue logic in various PLD devices. Nuvation takes your design from concept through specification, design, development, IP integration, RTL verification, and migration to ASIC or HardCopy.
In addition to developing custom logic solutions, Nuvation also develops and licenses certain IP cores and provides IP integration services. Please see our IP section for more information on Nuvation IP.
|
|
| |
| · |
High-speed designs involving multi-gigabit SERDES |
| · |
High-speed DDR, QDR, chip-to-chip I/O |
| · |
Ethernet over SONET, FibreChannel over SONET, RPR, GbE, XAUI, GFP |
| · |
SPI-3, SPI-4.2, T1/E1, EPON, VoIP, Packet Processing |
| · |
RapidIO, Infiniband, RocketIO, Serial Lite |
| · |
PCI-Express (PCIe) up to x16 lanes |
| · |
DSP algorithm development, digital signal processing in FPGAs
|
| · |
Embedded MCUs such as PPC, uBlaze, Nios II |
| · |
High-speed video/image processing (medical, defense, broadcast head-end) |
| · |
MPEG-2, MPEG-4, WM9/VC-1, H.264 consumer and broadcast video (QCIF, CIF, D1, HD) |
| · |
Cable modems/Set Top Boxes: DOCSIS, QAM Demodulators, xDSL filtering |
| · |
ATA (IDE), ATAPI, SATA-I/II, SAS, iSCSI |
|
|
|
|
 |
Ethernet over SONET |
|
|
 |
| · |
8xGbE to OC-192 SONET IP Core design and integration |
| · |
SPI-4.2 interfaces |
| · |
GbE Muxing, flow control |
| · |
AIRbus, MCU Interface |
| · |
Up to 9.6K Jumbo Packets |
| · |
100% Bandwidth with 0 dropped packets |
| · |
Implemented with no off-chip memory |
| · |
Project managed multinational design team involving 4 companies with 7 design centers across 3 continents |
|
|
|
|
|
|
| |
|
|
|
NPU, CAM , CPU Interfacing |
|
|
|
| · |
500K gate design developed for a
client with a mission-critical deadline |
| · |
Design start to bitstream release in 6 weeks! |
| · |
Many subsequent projects with various NPU/CAM/MCU configurations |
|
|
|
|
|
|
Digital Signal Processing |
|
|
|
| · |
Real-time video processing, 14 bit at 500 MSPS |
| · |
Max utilization of DSP blocks in Stratix EP1S80 |
| · |
Post-processing in TI C6713 |
| · |
Other DSP co-processing designs with Virtex-II Pro, Virtex-4, TS201, and DM642 |
|
|
|
|
|
