ATA-4 Avalon (SOPC) Core  
How to Engage
IP Licensing & Purchasing
Get a Quote
Ask a Question
Customer Remarks

“Nuvation has been a select member of our Certified Design Center program for several years, as well as a design services vendor to Altera. We have been consistently impressed with the caliber of their organization, the time-to-market acceleration that they enable, and their strong track record across our broad customer base.”
-- Altera

"Nuvation has been a long standing Xilinx XPERT partner and consistently delivers leading edge designs and rapid design cycles for our OEM customers.”
-- Xilinx

"Nuvation recently helped us to complete a complex design. The combination of Nuvations design experience with FPGA's and our engineering and design expertise with Analog-to-Digital Converters created a very useful test and characterization solution for one of our new series of data converters. It is fun working with Nuvation. They met all expectations."
-- Texas Instruments

FPGA · ASIC Partners
Altera CDC

Altera High-Speed I/O

Altera DSP
Altera AMPP
Altera HardCopy Design Center
Lattice LEADER
QuickLogic QuickDR
Synplicity Certified Design Center
Xilinx XPERT
Xilinx Virtex-II Pro Early Adopter
Technical Publications
Accelerate Time to Market
Ethernet over SONET
FPGA Video Processing
   

ATA-4 Core for Altera SOPC Builder

Features | Target Device | Block Diagram | Contact |


Description

The ATA-4 / UDMA-33 IDE Avalon Core is a drop-in ATA-Host IP core used for interfacing to an ATA-device. The core has all connections to interface to an Avalon bus and IDE bus. Two Avalon buses are used in the design. One bus controls writing to and reading from the taskfile registers needed for the data transactions. The second Avalon bus reads and writes the data to the ATA hard drive when a transaction is initiated. It handles all transactions on the IDE bus for various commands that are dispatched from the system.

The ATA-4 Avalon core from Nuvation is available either as an encrypted Netlist or as a source code license. This core is also available in Altera SOPC Builder for seamless integration into any design.



Features

  • ATA/ATAPI-4 standard compliant host
  • UDMA-66 transfer speed capabilities (66 MB/s max transfer speed)
  • RX and TX FIFOs for data transfer through the Core
  • DMA/UDMA and PIO data transfers supported
  • Dedicated signal for polling ATA-device status
  • Dedicated signal for executing Software Reset command
  • Two Clock domains: Core Clock and System Clock domains
  • Dedicated system side input bus for writing data to the ATA device
  • Dedicated system side output bus for data read from the ATA device
  • Required Code Clock Speed: 100MHz
  • Available PIO Modes: 0 and 4
  • Number of ATA devices supported on the IDE Bus: 1

Target Device

  • Altera Cyclone
  • Number of LE's: 1056
  • Number of Memory Bits: 8192
Block Diagram



Contact

For more information please fill out the IP inquiry form or contact us by email at ip@nuvation.com.

Please download the product brief.

 
© Nuvation Research Corporation, 3590 North First Street, San Jose, California 95134, USA. All logos are property of respective corporations.